Abstract: In this study, multi-harmonic voltage reflections are analyzed for compact power amplifiers that can be integrated into micro-sized radio units. By combining impedances at DC and harmonic frequencies throughout the transmission lines of power amplifier circuits, this method is used to reduce analytically the footprint of these circuits. Further, a cost function that takes the occupied area and the circuit performance into account is used to measure the effectiveness of the suggested method. For the sake of verification, a 10 W class-J power amplifier is designed for 2.0-2.5 GHz, and showed a 35% reduction in its footprint, a peak efficiency of 71.3%, an output power of 40 dBm.
Introduction
With the proliferation of mobile devices, the demand for new architectures to deliver high data throughput has escalated. One of the approaches to meet this requirement is to use distributed and reconfigurable base stations, where a micro-sized radio unit is one of the underlying devices [1] . This paper introduces a systematic approach to reduce the size of power amplifier circuits. By combining the reflected voltage functions at DC and harmonic frequencies, an optimized circuit is found that exhibits a reduced footprint and satisfies the required impedance conditions at designated frequencies. Based on the analysis on voltage equations in transmission at harmonic frequencies, a 10-W class-J power amplifier is implemented at 2.0～2.5 GHz with the conditions applied to the matching network. Then, its performance is evaluated and discussed afterwards.
2 Combined transmission line equations at multiple harmonics A general circuit for matching networks of wireless amplifiers is shown in Fig. 1 , where the DC and AC (fundamental and the second harmonic) paths are terminated with proper impedances. Assuming that the circuit is intended for matching at the input of a transistor, the impedance seen from the right-hand-side port should be zero at the DC and the second harmonic frequencies, and should have a desired value at the fundamental frequency. Generally, ' 2 is very close to zero and ' 3 is designed to be one-quarter wavelength at the fundamental frequency so that its impedance solely depends on the voltage and the current waves from the source side after the connection of all three impedances. Although there might be some workarounds to reduce the occupied area, such as bending of ' 3 , this paper suggests a systematic way to reduce the area by combining the requirements from different frequencies while maintaining its performance. The aforementioned workarounds could then be applied for further size reduction. Looking from the right-hand-side port that connects to the gate of a transistor, we obtain Z g from the reflection equations throughout the transmission line ' 2 [2] .
where is the propagation constant, and Z o2 is the characteristic impedance of ' 2 transmission line. In general, this circuit has ' 3 of one-quarter wavelengths at the fundamental frequency ( 1 ), and ' 2 is of nearly zero length. The occupied area is then calculated by the circuit span (L), lengths and width (W) of transmission lines, as follows:
When ' 3 is reduced by any means, the circuit area is reduced, as well; however, the signal transmission ratio from ' 1 through ' 2 drops owing to the low impedance in Z 3 from the shunt capacitor connected to ' 3 . On the basis of these observations, a figure of merit (FOM) is defined to evaluate the effectiveness of the size reduction while reflecting the signal transmission by the ratio of the impedances. With this measure, lengths of transmission lines and the location of the shunt connection can be found systematically.
The following three conditions on Z g should be met by the input matching network: Condition A Z g = 0 at DC Since = 0 at DC, this condition is met unless any series capacitance is incorporated through ' 2 and ' 3 transmission lines.
Condition B Z g = 0 at 2f o Equation (1) at 2f o is used to obtain the equivalent Z g when ' 3 is terminated into the ground by a capacitor, as follows:
where 1 through 3 represent tan( ' 1 ) through tan( ' 3 ), Z o1 and Z o3 are characteristic impedances of ' 1 and ' 3 transmission lines, respectively. If we assume that Z 1 is greater than Z 3 at the second harmonic, Z 1 can be neglected in Z R , and the above equation can be made to be equal to zero by the following condition:
where ' 0 3 is the effective length of ' 3 (= 3 Z o3 /Z o2 ), and 
It is inferred that as long as 3 is not zero, which represents the zero length of the ' 3 transmission line, Z 1 can be found to obtain a desired value of Z g . From these three conditions harmonic impedances are combined so that reduced area is achieved and a rough estimate of the area is found as follows:
By comparing eqn. (2) and eqn. (8), the occupied area can be reduced by deliberate modifications of the transmission lines at harmonic frequencies. As well, Fig. 2 shows the calculated FOM as per the location of ' 3 transmission line, and it is observed that the FOM of the size-reduced design is better than the one without the reduction and that the ' 3 should be located nearby the left-side of the circuit. Furthermore, the FOM can be improved by this reduction of the occupied area and a proper control on the impedance ratio.
3 Implementation of small-sized class-J amplifier
On the basis of the equations presented in the previous section, a class-J amplifier of reduced size is implemented. This amplifier is designed with a commercial GaN CGH40010 transistor from CREE for an output power of 10 W. Mainly intended for the use at 2.1 GHz LTE frequency, the optimum Z g is selected as 4.2+j2 at 2.1 GHz from the source pull simulation, and Z R is calculated to be 31Àj17 with an ' 2 transmission line of 16.8 mm on an RF-35 substrate. Furthermore, ' 3 is determined as 3.5 mm at 4.7 mm from the left-side of the network, for an improved FOM. The output matching network of the amplifier was designed in a similar manner to have the required impedances for the class-J operation. Specifically, Condition B in the previous section needs
Alongside these conditions, the optimal R L is determined as 15 ohm from the multi-frequency loadpull analysis from 2.0 GHz to 2.5 GHz. Then, aforementioned equations are solved with f o =2.1 GHz resulting in deembedded output impedances: Z L @f o = 12.4+j15.6, Z L @2f o = 0.8Àj12. Fig. 3 shows the measured output matching result over the desired bandwidth of 2.0 GHz～2.5 GHz after de-embedding of output capacitance, on which loadpull contours of 68% efficiency at 2.0 GHz and 2.5 GHz are overlaid. It is shown that the matching condition satisfies the class-J operation and fairly resides near the high efficiency area over the given bandwidth. Fig. 4 shows the implemented amplifier, where the size of the shaded box represents the amount of shrunk area after the size reduction. Table I summarizes the comparison between the reduction in the area of the designed amplifier and the area of a conventional amplifier without reduction. As a result of the size-reduction, the final area of the amplifier is reduced by 35% as compared with that of a conventional amplifier of similar power [5] . In Fig. 5 , the implemented power amplifier shows a peak efficiency of up to 71.3%, an output power of 40 dBm, and more than 55% of efficiency for 300 MHz bandwidth. Thus, it is obvious that this power amplifier performs as well as conventional class-J amplifiers even with a significant amount of size Fig. 3 . Implemented class-J output matching network (2.0 GHz～2.5 GHz) overlaid with the 68% efficiency contours from loadpull simulation. reduction.
Conclusion
In order to design small-sized power amplifiers for micro-sized radio stations, it is advisable to develop a systematic method rather than simply placing small-sized components. This paper presents an analytic method to combine DC, fundamental, and second harmonic impedances at matching networks of power amplifiers. A class-J power amplifier with this method is designed and evaluated to produce an output power of 10 W at 2.0-2.5 GHz bandwidth. The result of this study shows that this amplifier occupies an area that is 35% less than that occupied by a conventional amplifier. The Table I . Reduction in the amplifier's circuit area through the analysis of the harmonic voltage reflections. 
